

# UNITED STATES PATENT AND TRADEMARK OFFICE

6

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	. Н	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/016,449 12/10/2001		Robert Thomas Bailis	RPS920010127US1	5286	
47052	7590	04/27/2006		EXAMINER	
SAWYER PO BOX 5		ROUP LLP	TABONE JR, JOHN J		
PALO ALT		94303		ART UNIT	PAPER NUMBER
	·			2138	
			DATE MAILED: 04/27/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office A - 4' O	10/016,449	BAILIS ET AL.					
Office Action Summary	Examiner	Art Unit					
	John J. Tabone, Jr.	2138					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	TE OF THIS COMMUNICATION (6(a). In no event, however, may a reply be timed till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE!	l.  lety filed  the mailing date of this communication.  O (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 03 Fe	bruary 2006.						
• • • • • • • • • • • • • • • • • • • •	action is non-final.						
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	·						
Disposition of Claims							
• 4)⊠ Claim(s) <u>1-9,12,14,15 and 20-22</u> is/are pending in the application.							
4a) Of the above claim(s) <u>20-22</u> is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-9,12,14 and 15</u> is/are rejected.							
7) Claim(s) is/are objected to.							
· _ · · · · · · · · · · · · · · · · · ·	·						
are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on <u>15 April 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Ex							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date.							
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152)  6) Other:							
- apor rio(s)/mail Dato	o) [_] Other						

## FINAL DETAILED ACTION

1. Claims 1-9, 12, 14-15 and 20-22 remain pending in the application and have been examined. Claims 1-9, 12 and 14-15 have been amended. Claims 13 and 16-19 have been cancelled. Claims 20-22 are newly submitted.

2. The Examiner has withdrawn the Double Patenting rejection due to the Terminal Disclaimer filed by the Applicants on 02/03/2006.

## Response to Arguments

3. Applicant's arguments with respect to independent claims 1 and 9 have been considered but are moot in view of the new ground(s) of rejection.

As per arguments for independent claims 1 and 9:

The Applicants argues, "[w]hile Shen may disclose collecting data within the FPGA core, Shen nevertheless fails to disclose the FPGA core includes comparator logic operable to compare selected ones of a plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server". The Examiner disagrees with the Applicants statements and would like to point out that Shen monitors the correctness of a bus protocol (Col. 6, I. 14), that the FPGA core 116 can also be used to add or verify bug fixes (Col. 6, II. 52-54), and in claim 1, is configured to detect errors when in a first mode and verifies fixes of errors in said functional portion. The Examiner asserts that the functions of monitoring, verifying bug fixes, and detecting errors cannot be accomplished without "comparator logic operable to compare selected ones of a

plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server". Therefore, Shen does teach the presents of comparator logic even though the word comparator is not explicitly used.

As per arguments for newly submitted claim 20-22:

These are withdrawn from consideration as being directed to a non-elected invention, as outlined in the Election/Restriction presented below, and will not be further examined on the merits.

It is the Examiner's conclusion that independent claims 1 and 9 are not patentably distinct or non-obvious over the prior arts of record namely, Shen et al. (US-6829751). Therefore, the rejection is maintained. Based on their dependency on independent claims 1 and 9, claims 2-8, and 12 and 14-15, respectively, stand rejected.

#### Election/Restrictions

4. Newly submitted claim 20-22 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: A debug client function operable to manage [software] instruction pointers and is triggered based on software values is a significantly different invention which would require additional searching. Further, the newly submitted claims 20-22 are directed to an invention that would be placed in a different class than the originally claimed invention.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 20-22 are withdrawn from consideration

Page 4

as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

# Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 20-22 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

#### Claims 20-22:

Even though the concept of altering the debug client function to debug software is disclosed in the specification on page7, line 20 to page 8, line 5, there is insufficient detail and, therefore, is not described in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and Application/Control Number: 10/016,449

Art Unit: 2138

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 1-9, 12, 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shen et al. (US-6829751), hereinafter Shen.

# Claim 1:

Shen teaches a standard cell, the standard cell (Fig. 2, circuit 102) including a plurality of logic functions (Fig. 2, circuit 110, 112, 114); at least one bus coupled to at least a portion of the logic functions; a plurality of internal signals from the plurality of logic functions (Fig. 2, bus and internal signals 140, 142, 144, 146); and a field programmable gate array (FPGA) function (Fig. 2, FPGA Core) coupled to the at least one bus (Fig. 2, bus 140, 142, 144, 146, 152) and the plurality of internal signals, the FPGA function including a debug client function that observes and manipulates (Col. 2. II. 39-44, col. 4, II. 22-24, col. 5, II. 1-4, col. 6, II. 21-25, 45-56) the at least one bus and the plurality of internal signals. (Col. 2, I. 39 to col. 6, I. 65). Shen teaches storage logic operable to store a state of the selected ones of the plurality of internal signals that match the trigger pattern for alter retrieval by the server. (Fig. 2, chip registers 120*a*-120*n* and 122*a*-122*n*, Col. 3, II. 37-41, col. 4, II. 34-58, col. 5, II. 36-41).

Shen does not explicitly teach "comparator logic operable to compare selected ones of a plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server". However, Shen does teach <u>monitoring the correctness</u> of a bus protocol (Col. 6, I. 14), that the FPGA core 116 can also be used to add or <u>verify bug fixes</u> (Col. 6, II. 52-54), and in claim 1, is configured to <u>detect errors</u> when in a first mode and verifies fixes of errors in said functional portion. It would have been obvious

to one of ordinary skill in the art at the time the invention was made to that Shen possesses the claimed comparator logic. The artisan would be motivated to do so because the functions of monitoring, verifying bug fixes, and detecting errors cannot be accomplished without "comparator logic operable to compare selected ones of a plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server (expected values)". The artisan would also be motivated to do so because in order to verify or detect errors one of ordinary skill in the art must compare (i.e. comparator logic) a result to a known good or expected value.

# Claim 9:

Shen teaches a debug client function within an application specific integrated circuit (ASIC, the debug client function being within a field programmable gate array (FPGA) function as per the rejection of claim 1. Shen also teaches the client debug function comprises an external communicator logic function for receiving and transmitting information concerning a plurality of internal signals of the ASIC to a server, selector logic coupled to a plurality of internal signals that are internal to the ASIC (Fig. 2, mux 134, Col. 3, I. 58 to col. 4, I. 3). Shen teaches storage logic operable to store a state of the selected ones of the plurality of internal signals that match the trigger pattern for alter retrieval by the server. (Fig. 2, chip registers 120a-120n and 122a-122n, Col. 3, II. 37-41, col. 4, II. 34-58, col. 5, II. 36-41).

Shen does not explicitly teach "comparator logic operable to compare selected ones of a plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server". However, Shen does teach monitoring the correctness of a

bus protocol (Col. 6, I. 14), that the FPGA core 116 can also be used to add or verify bug fixes (Col. 6, II. 52-54), and in claim 1, is configured to detect errors when in a first mode and verifies fixes of errors in said functional portion. It would have been obvious to one of ordinary skill in the art at the time the invention was made to that Shen possesses the claimed comparator logic. The artisan would be motivated to do so because the functions of monitoring, verifying bug fixes, and detecting errors cannot be accomplished without "comparator logic operable to compare selected ones of a plurality of internal signals coupled to the FPGA core with a trigger pattern downloaded from a server (expected values)". The artisan would also be motivated to do so because in order to verify or detect errors one of ordinary skill in the art must compare (i.e. comparator logic) a result to a known good or expected value.

## Claim 2:

Shen teaches at least one bus comprises an internal bus (Fig. 2, buses 140, 142, 144, 146).

#### Claim 3:

Shen teaches the server comprises a debugger server running a debugger application. (Col. 5, II. 13-25, 41-45, col. 6, II. 1-17).

## Claims 4 and 12:

Shen teaches debug client function (FPGA Core 116) is programmed by a server (Debugging Workstation 104). (Col. 3, II. 49-54).

# Claim 5:

Shen teaches "the debug client function (FPGA core 116) further includes an external communicator logic function for receiving and transmitting information to a server (Debugging Workstation 104)" (Col. 3, II. 25-26, col. 5, II. 13-20), and "selector logic coupled to the at least one bus and the plurality of internal signals…", (Fig. 2, mux 134, Col. 3, I. 58 to col. 4, I. 3). Shen also teaches "an interface logic coupled between the external communicator logic and the selector logic for providing communication therebetween" in that there is circuitry within the FPGA core 116 programmed by the Debugging Workstation 104 (Col. 5, 13-25) to execute debugging diagnostics, some of which are outlined in col. 6, II. 1-57.

# Claim 6:

Shen teaches that the interface logic comprises of a storage logic function for storing a state of signals of interest from the selector logic and providing the state to a server (on chip registers, col. 5, II. 36-39), a comparator logic function coupled to the storage logic function for comparing the signals of interest from the selector block function (Col. 5, II. 39-45, col. 6, II. 32-44), and an output logic function coupled to the comparator logic function for controlling the internal signals on the ASIC (Col. 3, II. 22-27, II. 49-54).

## Claims 7 and 14:

Shen teaches the server utilizes the debug client to debug hardware within at least one of the plurality of logic functions. (Col. 2, II. 42-45, Fig. 2).

# Claims 8 and 15:

Shen teaches the server utilizes the debug client to debug software within at least one of the plurality of logic functions. (Col. 6, II. 1-63).

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (571) 272-3827. The examiner can normally be reached on M-F.

Application/Control Number: 10/016,449 Page 10

Art Unit: 2138

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John J. Tabone, Jr.

Examiner
Art Unit 2138

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100